

Digital Design

Week 3: Combinational Logic Part IV



Fenerbahçe University

Combinational Circuits

- Combinational Circuits
 - Introduction to Verilog

Verilog – Combinational Circuits

Most commonly using HDL (Hardware Description Language) Languages


- *Verilog*
- *System Verilog*
- *VHDL*

Verilog – Combinational Circuits


a	b	y
0	0	0
0	0	0
1	0	0
1	1	1

Required function

$$y = a \& b$$



Verilog – Combinational Circuits




Verilog – Combinational Circuits

Vivado ,

- Verilog
- system Verilog
- VHDL


It supports languages. Within the scope of the course, designs will be made with Verilog language.

Verilog – Combinational Circuits



myModule

Verilog – Combinational Circuits




myModule

Verilog Design

```
module myModule ( input a, input b, output y);  
  
endmodule
```

Verilog – Combinational Circuits




myModule


Verilog Design

```
module myModule(input a, input b, output y);  
  
    reg tmp;  
    always@(*) begin  
        tmp = a & b;  
        y = tmp | c;  
    end  
  
endmodule
```


Verilog – Combinational Circuits



Verilog – Combinational Circuits



Verilog – Combinational Circuits





Verilog – Combinational Circuits

Constraint (XDC) File

http://levent.tc/files/courses/digital_design/labs/basys3.xdc