Digital Design

Verification



Fenerbahce University



Content

- Verification
 - Verilog Based Testbench
 - ISIM Simulation Tool



- Implemented RTL design with Verilog /VHDL.
- No errors in syntax, bitstream generated, but...
- What needs to be done to make sure the design works correctly?
 - Configure and try method.
 - Lots of trials
 - Observing problems may not be easy.
 - It is very costly in terms of time.



- In modern digital system verification approaches, functional verification is performed.
- The sum of the effort spent on completing a design
 - 30% by design
 - 70% verification processes



- Design to FPGA Before configuring, we verify it with simulation tools on the computer.
- Simulation to FPGA Advantages over configure and try
 - Very fast retry possibility when changes are made to the design
 - all signals in the design with cycle sensitivity



- Simulate the module after design complated.
- By coding Verilog / VHDL, a module is written that produces inputs and controls the outputs for the module to be tested.
- However, test modules do not have to be synthesizable. In other words, some structures that cannot be synthesized in verilog such as for, while.. can be used in testbench codes.



- There are 3 different type testbench
 - Simple Testbench : Inputs are fed to the input of the module, the outputs produced by the module are examined by the designer and it is decided whether it works correctly or not.
 - Instantiate name of tested modules usually DUT (Design Under Test) is chosen





- There are 3 different type testbench
 - Self checking : According to the entries given in these testbenches , the signals produced by the tested module are not observed manually by the designer. Testbench is designed to automatically check whether the signals output by the tested module are true or false.





- There are 3 different type testbench
 - Self checking with test vectors with vectors: In this testbench, the inputs to be given from the module to be tested and the outputs expected to be produced by the module are prepared in a file beforehand. Testbench reads from this file at the desired times, feeds input to the module and checks whether the result produced by the module is the same as the expected result.





Sample:

• Design $y = (b \cdot c) + (a \cdot b)$ circuit and verify it in the testbench environment.



•
$$y = (b \cdot c) + (a \cdot b)$$

```
module exampleRTL ( input a, b, c, output reg y);
always @(*)
y = ~b & ~c | a & ~b;
endmodule
```

AHCE UNITERSITES

Verification Approaches

exampleRTL module.

`timescale 1ns / 1ps

module testbench (); reg a, b, c; wire y;

exampleRTL DUT (.a(a), .b(b), .c(c), .y(y));

initial begin

a = 0; b = 0; c = 0; #10; c = 1;

#10; b = 1; c = 0;

c = 0; #10;

c = 1; #10;

end

endmodule

Dr. V. E. Levent Digital Design

AHCE UNIL HAS TES

Verification Approaches

The initial block will only be executed once when the simulation starts.

Simple testbench approach. The inputs are given automatically, but the correct or incorrect outputs are not automatically checked.

`timescale 1ns / 1ps

module testbench (); reg a, b, c; wire y;

exampleRTL DUT (.a(a), .b(b), .c(c), .y(y));

initial begin

a = 0; b = 0; c = 0; #10; c = 1; #10; b = 1; c = 0; #10; c = 1; #10; end

endmodule

STREE UNIDERSITES

Verification Approaches

self-checking testbench

- It contains control mechanisms, if there is an error, it can print an error message to warn the user.
- \$ display command is used to print an information message to the screen in the simulation tool.

`timescale 1ns / 1ps

module testbench2();
 reg a, b, c;
 wire y;

exampleRTL berry(.a(a), .b(b), .c(c), .y(y));

initial begin a = 0; b = 0: c = 0;#10; if (y !== 1) \$ display ("1st exit incorrect ."); c = 1; #10; if (y !== 0)\$ display ("2nd exit incorrect ."); b = 1: c = 0: #10; if (y !== 0) \$ display ("3rd exit incorrect ."); end endmodule

STREE UNIDERSITES

Verification Approaches

self-checking testbench

- With this approach, if there are a lot of inputs that need to be tested, it can be very difficult to manually export them.
- testbench can be prepared by reading from a file and giving it as input.

`timescale 1ns / 1ps

module testbench2();
 reg a, b, c;
 wire y;

exampleRTL berry(.a(a), .b(b), .c(c), .y(y));

initial begin a = 0: b = 0: c = 0;#10: if (y !== 1) \$ display ("1st exit incorrect ."); c = 1: #10; if (y !== 0)\$ display ("2nd exit incorrect ."); b = 1: c = 0: #10; if (y !== 0)\$ display ("3rd exit incorrect ."); end endmodule

REAL FROM THE STREET FOR

Verification Approaches

An example of an RTL with a Clock

`timescale 1ns / 1ps

module counter (clk , reset, enable, count);
input clk , reset, enable;

output reg [3:0] count = 0; reg [3:0] countNext = 0;

always @ (posedge clk) begin count <= #1 countNext ; end

always@(*) begin countNext = count; if (reset == 1'b1) begin countNext = 0; end else if (enable == 1'b1) begin countNext = count + 1; end end

endmodule



An example of an RTL testbench with Clock

module counter_tb ;
reg clk , reset, enable;
wire [3:0] count;

counter U0 (. clk (clk), .reset (reset), .enable (enable), .count (count));

initial begin clk = 0; reset = 0; enable = 0; #10; enable = 1; end

always #5 clk = ! clk ;

endmodule



Simulation tools frequently used in industry

- Vivado NAME
- Modelsim / Questa (Mentor)
- VCS (Synopsys)
- Icarus Verilog (Open source)
- Verilator (Open source)



Simulation

Dr. V. E. Levent Digital Design



• Simulation

PROJECT MANAGER - project_1	
Sources ? _ 🗆 🖾	× Project Summary × ornekRTL.v ×
Q 素 ♦ + ? ● 0	C:/Users/Emre/Desktop/partialReconfig/lab3/project_1/project_1.srcs/sources_1/new/ornekRTL.v
✓ Carpeker (1)	Q, 🖬 🐟 ≁ X 🖻 🖬 🗙 // 🎟 ♀
> Constraints	1 `timescale lns / lps 2
✓	3 🤤 module ornekRTL(input a, b, c, output reg y);
	4 :
ornekRTL (ornekRTL.v)	$6 \qquad y = -b \& -c \mid a \& -b;$
> 🗁 Utility Sources	7
	8 🖨 endmodule

 Add a testbench file to the project in Vivado. In the Sources section, right click to simulation source. Click to Add Sources ... tab. Proceed just like adding a design file and an empty testbench file is obtained. This file will created inside sim_1.



PROJECT MANAGER - project_1 ? _ O Ľ X Sources 0 ۰ 2 Ø Design Sources (1) \sim ornekRTL (ornekRTL.v) > Constraints Simulation Sources (1) Sim 1 (1) Simulation-Only Sources Properties... Ctrl+E Run Simulation > 🗅 U Reset Simulation Hierarchy Update Refresh Hierarchy IP Hierarchy Make Active Hierard Edit Constraints Sets... Edit Simulation Sets... Tcl Cor Add Sources... Alt+A



• Testbench codes are written into the new file added .

Sources ? _ 🗆 🖸	× Project Summary × ornekRTL.v × testbench.v ×
	C:/Users/Emre/Desktop/partialReconfig/lab3/project_1/project_1.srcs/sim_1/new/t
ornekRTL (ornekRTL.v)	
> 🗁 Constraints	1 `timescale lns / lps
	3 3 module testbench();
$\sim \Box \sin 1(1)$	4 reg a, b, c;
	5 wire y;
testbench (testbench.v) (1)	6
DUT : ornekRTL (ornekRTL.v)	7 ornekRTL DUT (.a(a), .b(b), .c(c), .y(y));
> 🗁 Utility Sources	8
	9 🖯 initial begin
	10 a = 0;
	11 b = 0;
	12 c = 0;
	13 #10;
	14 c = 1;
	15 #10;
Hierarchy Libraries Compile Order	16 b = 1;
Libraries Complie Order	



• At this stage, there is a point to be noted. Just like in design files, there is the concept of top module in simulation files. The top module of the simulation codes to be used to simulate a design must be specified in vivado.



- The design file is added in Vivado, this file is added to both the design and simulation folders, and the top module is automatically determined for both cases.
- So in this case , the newly designed test module should be selected as the simulation top module.



• simulation top module

Sources	? _ 🗆 🖒 X	Project Summary ×
Q 素 ≑ + ? ● 0	Source Node Properties	Ctrl+E
🗸 🚍 Design Sources (1) 💦 🚘	Open File	Alt+O
ornekRTL (ornekRTL.v)	Paplaca Fila	
> 🚍 Constraints		
	Copy File Into Project	
✓	Copy All Files Into Project	Alt+I
🗸 🌑 testbench (testbench.v) 🗙	Remove File from Project	Delete
🔵 📫 DUT : ornekRTL i	Enable File	Alt+Equals
> 🚍 Utility Sources	Disable File	Alt+Minus
	Move to Simulation Sources	
	Move to Design Sources	
	Hierarchy Update	
C	Refresh Hierarchy	
Hierarchy Libraries Compile	IP Hierarchy	►
	Set as Top	



Dr. V. E. Levent Digital Design



 After this step, the simulation can be started. For this, click the "Run Behavioral Simulation "





• Simulation window is given below

SIMULATION - Behavioral Sin	nulation - Function	al - sim_1 - testben	ch					?
Scope × Sources	_ 🗆 🖸	Objects × P	rotocol Insta ? 💷 🖆	ornekRTL.v ×	testbench.v × Untitled 1	×	?	? 🗆 ੯
Q ₹ \$	•	Q	•	Q, 🔛 🛛 🕄	Q 🔀 📲 🛛 🕨	nt tr +F F	e ⇒[]⊕]	•
Name	Di A	Name	Value 🔷				1,000,000 ps	
🗸 📒 testbench	te	🐻 a	1	Name	Value		L L L L L L L L L L L L L L L L L L L	1,000,
📒 DUT	or	🐻 b	0	14 0	1			
📒 gibi	gl	14 с	0	la a	1			
		Ъy	1	li c	0			
				ц.v.	1			
				io y				



SIMULATION - Behavioral Simu	ulation - Functional -	sim_1 - testbench						?
Scope × Sources		Objects × Protoc	ol Insta ? 💶 🖬	ornekRTL.v ×	testbench.v × Untitled 1	×	? 🗆	Ľ
Q ≚ ≑	¢	Q	ø	Q, 💾 🔍	Q X +	ne er +F Fe		۵
Name	D(^	Name	Value 🕎			-	L,000,000 ps	
🗸 📒 testbench	te	🖁 a	1	Name	Value		1,00	ο,
📒 DUT	or	U b	0	14 a	1			
📒 gibi	gl	₩ с	0	ца Цр	0			
		14 y	1	ll c	ů O			
				l a v	1			
				,				

Scope window, lists modules



SIMULATION - Behavioral Simula	ation - Function	al sim_1 - testb	ench						?
Scope × Sources	_ 0 6	Objects ×	Protocol Insta ? 💶	- C	ornekRTL.v × t	estbench.v × Untitled 1	×		? 🗆 🖸
Q 素 ≑	•	Q		¢	Q, 💾 🔍	Q X - ₹ I ▶	t≛ ±r +F F	i	¢
Name	Di ^	Name	Valu	e ^				1,000,000 ps	
testbench	te	👌 a	1		Name	Value			1,000,
E DUT	or	U b	0		11.0	1			
📒 gibi	gl	1⊌ с	0		u a 11 b	1			
		18 у	1		14 0	0			
						0			
					loi y	1			

Object window, lists input/output and signals inside of selected module from Scope window

Dr. V. E. Levent Digital Design





Added signals in Waveform (ISIM tool adds signals from testbench top module by default) when simulation is opened.



- Simulation starts, the waveform is started with too much zoom -in. Zoom out can be achieved by right-clicking on the waveform or by turning ctrl + mouse middle wheel back.
- Zoom-out is done and when you go to the beginning of the simulation , the image in the figure below can be seen.

			10.000	ns		
Name	Value	^{0 ns}		20 ns	1	40 ns
🐌 a	0					
l ⊌ b	0					
14 с	1					
Ъβ y	0					



Counter design simulation output

ornekRTL.v x testbench.v x Untitled 2 x						
Q 📓 🤁 Q 💱 📲 🛛 🖬 🛨 🖆 🕂 Γ∈ 📲						
		10.000 ns				
Name	Value	0 ns 20 ns 40 ns				
🕌 clk	0					
🕌 reset	0					
🐻 enable	1					
> 😻 count[3:0]	0					

HOE UNIT HASTER

Verification Approaches

• In the TCL Console, outputs can be observed



Dr. V. E. Levent Digital Design



• When a change is made in the design, the button shown below can be used to simulate again.





• Simulation starts for 10 microseconds by default . If you want to continue the simulation, the play button shown below can be pressed.





• If the value of the signals appears as X in the simulation tool, it means that the initial assignment of that signal has not been assigned. It started from an unknown situation.



- Difficulty with verification on simulation is there can be lots of input combinations
- For example, for the circuit that calculates the sum of two 32-bit numbers, 2^64 different inputs can be fed. It may take years to try all possible entries.
- So instead of trying every combination, it should be tested by feeding critical inputs.



- Generally, when an algorithm is requested to implement its chip, these algorithms are first coded in languages such as C, C++, Matlab.
- For verification these C, C++, Matlab coded algorithms inputs and outputs are written a file.
- These files are used to feeding inputs in to RTL with Testbench and control the outputs produced with reference file.



- A working design in Testbench does not mean will work on configured real environment FPGA.
- Generally , there are problems encountered on the development chip due to reasons such as latch or frequency errors that cannot be reached.