Marmara University
Embedded System Applications
AvionCPU Design
Project Specifications

1. Definition:

Within the scope of this project, the RTL design of a processor called Avion-CPU will be written in Verilog language and various code snippets written in machine language will be written on the designed processor. At the end of the project, it will be observed how the RAM, Control Unit and Registers in a simple processor can work together and execute code snippets in machine language.

2. Project team:

The project can be done in groups of up to 4 people.

3. Design Requirements

Under this heading, the requirements of the AvionCPU to be designed are given.

 For the processor design, an initial design developed in Verilog language is given.

For the initial design, you can find it on course site.

 Below figure shows the connections of the modules to each other in the testbench.

The desired AvionCPU RTL design is in Von Neumann architecture. Von Neumann Architecture is given in below figure.

This CPU has 4 main units.

- Registers

- Memory (RAM)

- Processing Unit (ALU)

- Control Unit

The Supported Instructions are given in following table

Table. AvionCPU ISA (Instruction Set Architecture)

| Instruction	Purpose	Operation Code
LOD ADDR	Load, It takes the value from the given address in memory and copies value to the ACC register. ACC = *(ADDR)	0000
STO ADDR	Store, It takes the value in ACC and writes it to the address given in memory. *(ADDR) = ACC	0001
ADD ADDR	It takes the value at the given address in memory, sums it with ACC, and overwrites to ACC. ACC = ACC +*(ADDR)	0010
SUB ADDR	It takes the value at the given address in memory, subtracts it with ACC and overwrites to ACC. ACC = ACC - *(ADDR)	0011
MUL ADDR	It takes the value at the given address in memory, multiplies it with ACC and overwrites ACC. ACC = ACC * (*(ADDR))	0100
JMP NUM	PC will be given number	0110
JMZ NUM	ACC'ın value is 0, then given number will be assigned to PC otherwise PC will be only PC + 1.	0111
NOP	No Operation	1000
HLT	Halts(Stops) the execution of CPU	1001

The processor supports 9 instructions.

Below figure shows the separation of bits for operation and address of the 10-bit instruction of the AvionCPU.

Instruction (10 Bit)

$$1010001111$$

Operation Code | Address or Number

The state diagram of the AvionCPU is given in below figure. It shows the tasks that the processor must do step by step.

state == 0
MAR = PC
RamWr = 0
state = state + 1

state == 1
IR = MDROut
PC = PC + 1
state = state + 1

state == 2
if(IR[9:6] <6){
    MAR = IR[5:0]
    state = 3
}
else if(IR[9:6] == 6){
    state = 0
    PC = IR[5:0]
}
else if(IR[9:6] == 7){
    if(ACC==0)
        PC = IR[5:0]
    state = 0
}
else if(IR[9:6] == 8)
    state = 0
else if(IR[9:6] == 9)
    state = 4

IR[9:6] <6 ?

state == 3
State = 0
RAMWr = 0
MAR = 0
if(IR[9:6] == 0){
    ACC = MDROut
}
else if(IR[9:6] == 1){
    MAR = IR[5:0]
    RAMWr = 1
    MDRin = ACC
}
else if(IR[9:6] == 2){
    ACC = ACC + MDROut
}
else if(IR[9:6] == 3){
    ACC = ACC - MDROut
}
else if(IR[9:6] == 4){
    ACC = ACC * MDROut
}
else if(IR[9:6] == 5){
    ACC = ACC / MDROut

IR[9:6] == 6 || IR[9:6] == 7 || IR[9:6] == 8

IR[9:6] == 9   state == 4

3.1. Registers

In the initial design, all registers that the AvionCPU will need are defined. There are 4 hiders in the design.

These;

• state: The state machine keeps information about the state it is in.

• PC: Information on which address in RAM the command is running is kept.

• IR: The currently running instruction itself is kept.

• ACC: Temporary storage area.

No new registers will be added. All necessary registers are included in the design.

AvionCPU will be implemented with the state machine method. In other words, this processor will have a design that works in 5 different states, depending on the value of the register named state

All other registers would operate based on the state register. In other words, the progress of the system depends on the status signal.

The memory signals connected to the input and output ports in the design are given below.

• MAR (6 Bit): It is a register called Memory Address Register. This register is connected to the address input of RAM. Since RAM has 2^6 locations, MAR is 6 bits. The register is in the inside of RAM.

• MDRIn (10 Bit): Memory Data Register In is the register used when data is written to RAM. Since one location of RAM is 10 bits, the register is 10 bits. The register is in the inside of RAM.

• RAMWr (1 Bit): It is activated when data will be written to RAM. If it is not 1, no data is written to RAM. The register is in the inside of RAM.

• MDROut (10 Bit): Memory Data Register is the register used when data is read from RAM. Since one location of RAM is 10 bits, the register is 10 bits. The register is in the inside of RAM.

3.2. Memory (RAM, Random Access Memory)

There is a Block RAM mechanism where the AvionCPU reads the commands and writes back the calculated values. The memory instantiated by the test code is located in the bram module. There are 4 registers, clock and reset signals connected to RAM. The functions of the registers connected to RAM are explained in the registers section.

3.3. Processing Unit (ALU, Arithmetic Logic Unit)

This is the section where arithmetic operations are performed. There are 3 arithmetic operations in AvionCPU. These perform operations such as addition, subtraction and multiplication according to the incoming operation code and write them to the ACC register.

3.4. Control Unit

Registers are responsible for transferring data between the Arithmetic Processing Unit and RAM. Manages intra-processor data flow. In the initial verilog design given for the processor design, the Processing and Control Unit is missing. These missing places are in states 2 and 3 in the state machine.

4. Design of Missing Units

In the given initial design, the design for case 0 and case 1 is given.

The design of case 2 will be done in the course.

State 3 must be completed for the processor to be operational.

5. Example Software

In the AvionCPU 10-bit instruction, the first 4 bits [9:6] represent the operation code and the last 6 bits [5:0] represent the address.

Applications should be developed with the commands given in Table. Whether the processor is working correctly or not can be tested with the following code snippets.

Instructor: Dr. Vecdi Emre Levent, emre.levent@fbu.edu.tr , Cannot be copied without permission

Whichever software you want to test with, the line "TEST_CASE = 1" at the top of the testbench can be replaced with one of the numbers 1-2-3.

In other words, if you want to test with the second software, it should be set as "TEST_CASE = 2". In this case, Testbench will load the 2nd test codes into memory.

Test Example 1

For AvionCPU, develop an application that saves the sum of the two numbers at addresses 50 and 51 in memory to address 52.

0: 0000_110010 // LOD 50, (ACC = *50), Hex = 32

1: 0010_110011 // ADD 51, ACC = ACC + (*51), Hex = B3

2: 0001_110100 // STO 52, (*52) = ACC, Hex = 74

3: 1001_000000 // Halt, Hex = 240

50: 0000000101 // Hex = 5

51: 0000001010 // Hex = A

Test Example 2

For AvionCPU, develop an application that saves the multiplication of the two numbers at addresses 50 and 51 in memory to address 52.

0: 0000_110010 // LOD 50, (ACC = *50), Hex = 32

1: 0100_110011 // ADD 51, ACC = ACC * (*51), Hex = 133

2: 0001_110100 // STO 52, (*52) = ACC, Hex = 74

3: 1001_000000 // Halt, Hex = 240

50: 0000000101 // Hex = 5

51: 0000001010 // Hex = A

Test Example 3

For AvionCPU, develop an application that saves the multiplication of two numbers at addresses 50 and 51 in memory to address 52. However, do not use the multiplication operation. For multiplication, add the number in address 50 times the number in address 51 and write it to address 52.

You can use empty addresses for the required variables.

0: 0000_110011 // LOD 51, ACC = *51, Hex = 33

1: 0011_110001 // SUB 49, ACC = ACC - *49, Hex = F1

2: 0111_001010 // JMZ 10, If the loop is finished, it will exit the loop (ACC-49 == 0), 10. Row, Hex = 1CA

3: 0000_110000 // LOD 48, load temp value, initially 0, Hex = 30

4: 0010_110010 // ADD 50, add the second number above ACC, Hex = B2

5: 0001_110000 // STO 48, Assign value of ACC to temp, Hex = 70

6: 0000_110001 // LOD 49, ACC = i, Hex = 31

7: 0010_101110 // ADD 46, ACC = i + 1, Hex = AE

8: 0001_110001 // STO 49, i = i + 1, Hex = 71

9: 0110_000000 // JMP 0, return to the beginning of the loop line 0, Hex = 180

10: 0000_110000 // LOD 48, ACC = temp, Hex = 30

11: 0001_110100 // STO 52, *52 = ACC, Hex = 74

10: 1001_000000// HLT, halting, Hex = 240

46: 1 // 1 sayısı

48: 0 // Hex = 0, temp

49: 0 // Hex = 0, i index

50: 0000000101 // Hex = 5

51: 0000001010 // Hex = A

6. Grading and Project Delivery:

This title contains information about project submission and grading.

6.1. Grading:

The project has **two** main evaluation criteria. Both criteria are 50 points each.

The first criterion **is the correct execution of operations** . There are 9 operations. Evaluation will be made according to whether each operation produces correct results.

Instructor: Dr. Vecdi Emre Levent,** emre.levent@fbu.edu.tr **, Cannot be copied without permission

The second criterion is **Project Delivery Document and Presentation** .

- **Project Delivery Document:**

Students will complete their project reports by filling in the "Project Delivery Document".

Project Delivery Document:
https://www.avionchip.com/trainings/contents/project_delivery/Project_delivery_document.docx

In the project delivery document, delete the yellow marked places and write the relevant contents. The project delivery document should be at least 2 and at most 4 pages.

- **Project Presentation:**

They should prepare and record a presentation on Powerpoint that will last an average of 5 minutes (4-6 minutes). Recording can be done with mobile phone or computer screen recording software (Screen-Recorder, Bandicam etc…).

The presentation should be recorded by one of the team members, while explaining how the project is done, how the processor works, etc. on powerpoint slides. Powerpoint slides can be read in the presentation video and the speaker's voice must be understandable. Powerpoint slide view design can be done as desired.

The entire project team receives their grades based on this assessment.

6.2. Delivery:

The following files should be uploaded to the "Project Submission" in Blackboard.

- Verilog RTL Design (.v file)
- Prepared powerpoint presentation file (file with .ppt extension)
- Project Delivery Document (must be uploaded in Word format)
    - Subheadings of the document must be filled
    - The recorded powerpoint presentation video should be uploaded to youtube, and the address and link of the document should be written in the opened place in the results section (If you want the video not to be visible to everyone, after uploading it to youtube, select the unlisted option, and only those who have the link should have the link. you can see it).